資料介紹
All inputs of the C16x family have Schmitt-Trigger input characteristics. These Schmitt-
Triggers are intended to always provide proper internal low and high levels, even if an
undefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.
The hysteresis of these inputs, however, is very small, and can not be properly used in an
application to suppress signal noise, and to shape slow rising/falling input transitions.
Thus, it must be taken care that rising/falling input signals pass the undefined area of the
TTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usual
and specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).
The effect of the implemented Schmitt-Trigger is that even if the input signal remains in
the undefined area, well defined low/high levels are generated internally. Note that all
input signals are evaluated at specific sample points (depending on the input and the
peripheral function connected to it), at that signal transitions are detected if two
consecutive samples show different levels. Thus, only the current level of an input signal
at these sample points is relevant, that means, the necessary rise/fall times of the input
signal is only dependant on the sample rate, that is the distance in time between two
consecutive evaluation time points. If an input signal, for instance, is sampled through
software every 10us, it is irrelevant, which input level would be seen between the
samples. Thus, it would be allowable for the signal to take 10us to pass through the
undefined area. Due to the sample rate of 10us, it is assured that only one sample can
occur while the signal is within the undefined area, and no incorrect transition will be
detected. For inputs which are connected to a peripheral function, e.g. capture inputs, the
sample rate is determined by the clock cycle of the peripheral unit. In the case of the
CAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requires
input signals to pass through the undefined area within these 400ns in order to avoid
multiple capture events.
For input signals, which do not provide the required rise/fall times, external circuitry must
be used to shape the signal transitions.
In the attached diagram, the effect of the sample rate is shown. The numbers 1 to 5 in the
diagram represent possible sample points. Waveform a) shows the result if the input
signal transition time through the undefined TTL-level area is less than the time distance
between the sample points (sampling at 1, 2, 3, and 4). Waveform b) can be the result if
the sampling is performed more than once within the undefined area (sampling at 1, 2, 5,
3, and 4).
Sample points:
1. Evaluation of the signal clearly results in a low level
2. Either a low or a high level can be sampled here. If low is sampled, no transition will
be detected. If the sample results in a high level, a transition is detected, and an
appropriate action (e.g. capture) might take place.
3. Evaluation here clearly results in a high level. If the previous sample 2) had already
detected a high, there is no change. If the previous sample 2) showed a low, a
transition from low to high is detected now.
Triggers are intended to always provide proper internal low and high levels, even if an
undefined voltage level (between TTL-VIL and TTL-VIH) is externally applied to the pin.
The hysteresis of these inputs, however, is very small, and can not be properly used in an
application to suppress signal noise, and to shape slow rising/falling input transitions.
Thus, it must be taken care that rising/falling input signals pass the undefined area of the
TTL-specification between VIL and VIH with a sufficient rise/fall time, as generally usual
and specified for TTL components (e.g. 74LS series: gates 1V/us, clock inputs 20V/us).
The effect of the implemented Schmitt-Trigger is that even if the input signal remains in
the undefined area, well defined low/high levels are generated internally. Note that all
input signals are evaluated at specific sample points (depending on the input and the
peripheral function connected to it), at that signal transitions are detected if two
consecutive samples show different levels. Thus, only the current level of an input signal
at these sample points is relevant, that means, the necessary rise/fall times of the input
signal is only dependant on the sample rate, that is the distance in time between two
consecutive evaluation time points. If an input signal, for instance, is sampled through
software every 10us, it is irrelevant, which input level would be seen between the
samples. Thus, it would be allowable for the signal to take 10us to pass through the
undefined area. Due to the sample rate of 10us, it is assured that only one sample can
occur while the signal is within the undefined area, and no incorrect transition will be
detected. For inputs which are connected to a peripheral function, e.g. capture inputs, the
sample rate is determined by the clock cycle of the peripheral unit. In the case of the
CAPCOM unit this means a sample rate of 400ns @ 20MHz CPU clock. This requires
input signals to pass through the undefined area within these 400ns in order to avoid
multiple capture events.
For input signals, which do not provide the required rise/fall times, external circuitry must
be used to shape the signal transitions.
In the attached diagram, the effect of the sample rate is shown. The numbers 1 to 5 in the
diagram represent possible sample points. Waveform a) shows the result if the input
signal transition time through the undefined TTL-level area is less than the time distance
between the sample points (sampling at 1, 2, 3, and 4). Waveform b) can be the result if
the sampling is performed more than once within the undefined area (sampling at 1, 2, 5,
3, and 4).
Sample points:
1. Evaluation of the signal clearly results in a low level
2. Either a low or a high level can be sampled here. If low is sampled, no transition will
be detected. If the sample results in a high level, a transition is detected, and an
appropriate action (e.g. capture) might take place.
3. Evaluation here clearly results in a high level. If the previous sample 2) had already
detected a high, there is no change. If the previous sample 2) showed a low, a
transition from low to high is detected now.
下載該資料的人也在下載
下載該資料的人還在閱讀
更多 >
- STM8學(xué)習(xí)之實(shí)現(xiàn)定時(shí)器TIM4功能 58次下載
- 3安培雙超快低端MOSFET驅(qū)動(dòng)器IX4423N 10次下載
- 3安培雙超快低端MOSFET驅(qū)動(dòng)器IX4425N 1次下載
- 3安培雙超快低端MOSFET驅(qū)動(dòng)器IX4424N 15次下載
- WP217-無需板仿真即可估計(jì)實(shí)際的輸出時(shí)序 0次下載
- PT6981,pdf(11 A 12 V Input Dua
- PT6982,pdf(11 A 12 V Input Dua
- PT6983,pdf(11 A 12 V Input Dua
- PT6984,pdf(11 A 12 V Input Dua
- Evaluating Oscilloscope Sample
- Signal Source Basics
- Temperature Rise in PCB Traces 0次下載
- DIGITAL RF SIGNAL GENERATORS 3
- Digital Signal Processors for
- AD10200,pdf datasheet (Signal
- 求一種基于STM32G4芯片TIM+SPI+DMA應(yīng)用設(shè)計(jì)方案 1932次閱讀
- 電器上INPUT是接電源線的嗎 1w次閱讀
- input和output的用法 1979次閱讀
- STM32定時(shí)器中TIM_RepetitionCounter作用詳解 3060次閱讀
- STM8L051F3的TIM2相關(guān)知識(shí) 1221次閱讀
- 關(guān)于SIGNAL輸入/輸出端的信號(hào)協(xié)議 1835次閱讀
- AMetal適配:以TIM為例來展示如何開發(fā)通用驅(qū)動(dòng)外設(shè)代碼 1892次閱讀
- 詳解FPGA的時(shí)序input delay約束 4145次閱讀
- 如何采用STM32中的控制定時(shí)器Tim1實(shí)現(xiàn)計(jì)數(shù)器功能 1.8w次閱讀
- STM32單片機(jī)TIM模塊定時(shí)器向上溢出的輸出比較 3745次閱讀
- STM32通用定時(shí)器TIM2的使用方法解析 6.4w次閱讀
- Linux input 子系統(tǒng)范例和基本函數(shù)解析 2369次閱讀
- 關(guān)于STM32的 一個(gè)TIM1 的PWM程序和PWM簡(jiǎn)單使用 4.1w次閱讀
- 分享解決No input file specified問題的方法 3.1w次閱讀
- 關(guān)于Linux設(shè)備驅(qū)動(dòng)中input子系統(tǒng)的介紹 2711次閱讀
下載排行
本周
- 1FS8023 USB的PD和QC快充協(xié)議電壓誘騙控制器中文手冊(cè)
- 2.61 MB | 3次下載 | 免費(fèi)
- 2FS8024A USB PD協(xié)議SINK端誘騙取電芯片中文資料
- 2.05 MB | 1次下載 | 免費(fèi)
- 3AG32VH 系列應(yīng)用指南
- 0.60 MB | 1次下載 | 免費(fèi)
- 4QK1210規(guī)格書V1
- 1.03 MB | 1次下載 | 免費(fèi)
- 5DD3118電路圖紙資料
- 0.08 MB | 1次下載 | 免費(fèi)
- 6AD庫(kù)封裝庫(kù)安裝教程
- 0.49 MB | 1次下載 | 免費(fèi)
- 7PC6206 300mA低功耗低壓差線性穩(wěn)壓器中文資料
- 1.12 MB | 1次下載 | 免費(fèi)
- 8網(wǎng)絡(luò)安全從業(yè)者入門指南
- 2.91 MB | 1次下載 | 免費(fèi)
本月
- 1貼片三極管上的印字與真實(shí)名稱的對(duì)照表詳細(xì)說明
- 0.50 MB | 103次下載 | 1 積分
- 2涂鴉各WiFi模塊原理圖加PCB封裝
- 11.75 MB | 89次下載 | 1 積分
- 3錦銳科技CA51F2 SDK開發(fā)包
- 24.06 MB | 43次下載 | 1 積分
- 4錦銳CA51F005 SDK開發(fā)包
- 19.47 MB | 19次下載 | 1 積分
- 5PCB的EMC設(shè)計(jì)指南
- 2.47 MB | 16次下載 | 1 積分
- 6HC05藍(lán)牙原理圖加PCB
- 15.76 MB | 13次下載 | 1 積分
- 7802.11_Wireless_Networks
- 4.17 MB | 12次下載 | 免費(fèi)
- 8蘋果iphone 11電路原理圖
- 4.98 MB | 6次下載 | 2 積分
總榜
- 1matlab軟件下載入口
- 未知 | 935127次下載 | 10 積分
- 2開源硬件-PMP21529.1-4 開關(guān)降壓/升壓雙向直流/直流轉(zhuǎn)換器 PCB layout 設(shè)計(jì)
- 1.48MB | 420064次下載 | 10 積分
- 3Altium DXP2002下載入口
- 未知 | 233089次下載 | 10 積分
- 4電路仿真軟件multisim 10.0免費(fèi)下載
- 340992 | 191390次下載 | 10 積分
- 5十天學(xué)會(huì)AVR單片機(jī)與C語(yǔ)言視頻教程 下載
- 158M | 183342次下載 | 10 積分
- 6labview8.5下載
- 未知 | 81588次下載 | 10 積分
- 7Keil工具M(jìn)DK-Arm免費(fèi)下載
- 0.02 MB | 73815次下載 | 10 積分
- 8LabVIEW 8.6下載
- 未知 | 65989次下載 | 10 積分
評(píng)論